

Date:- 30<sup>th</sup> April, 2012

Data Sheet Issue:- 1

# Wespack Phase Control Thyristor Types N1449QL200 to N1449QL220

Development Type No.: NX306QL200-220

# **Absolute Maximum Ratings**

	VOLTAGE RATINGS	MAXIMUM LIMITS	UNITS
$V_{DRM}$	Repetitive peak off-state voltage, (note 1)	2000-2200	V
$V_{DSM}$	Non-repetitive peak off-state voltage, (note 1)	2000-2200	V
$V_{RRM}$	Repetitive peak reverse voltage, (note 1)	2000-2200	V
$V_{RSM}$	Non-repetitive peak reverse voltage, (note 1)	2100-2300	V

	OTHER RATINGS	MAXIMUM LIMITS	UNITS	
$I_{T(AV)M}$	Maximum average on-state current, T <sub>sink</sub> =55°C, (r	1410	Α	
$I_{T(AV)M}$	Maximum average on-state current. T <sub>sink</sub> =85°C, (r	note 2)	960	Α
$I_{T(AV)M}$	Maximum average on-state current. T <sub>sink</sub> =85°C, (r	note 3)	575	Α
I <sub>T(RMS)M</sub>	Nominal RMS on-state current, T <sub>sink</sub> =25°C, (note 2	2)	2790	Α
I <sub>T(d.c.)</sub>	D.C. on-state current, T <sub>sink</sub> =25°C, (note 4)		2390	Α
I <sub>TSM</sub>	Peak non-repetitive surge t <sub>p</sub> =10ms, V <sub>rm</sub> =60%V <sub>RRN</sub>	17.3	kA	
I <sub>TSM2</sub>	Peak non-repetitive surge t <sub>p</sub> =10ms, V <sub>rm</sub> ≤10V, (not	19.0	kA	
l <sup>2</sup> t	$I^2$ t capacity for fusing $t_p$ =10ms, $V_{rm}$ =60% $V_{RRM}$ , (no	1.50×10 <sup>6</sup>	$A^2s$	
l <sup>2</sup> t	$I^2$ t capacity for fusing $t_p$ =10ms, $V_{rm} \le 10V$ , (note 5)	1.81×10 <sup>6</sup>	A <sup>2</sup> s	
		(continuous, 50Hz)	100	
(di/dt) <sub>cr</sub>	Critical rate of rise of on-state current (note 6)	(repetitive, 50Hz, 60s)	200	A/µs
		(non-repetitive)	400	
$V_{RGM}$	Peak reverse gate voltage		5	V
$P_{G(AV)}$	Mean forward gate power	4	W	
$P_GM$	Peak forward gate power	30	W	
T <sub>j op</sub>	Operating temperature range	-40 to +125	°C	
$T_{stg}$	Storage temperature range		-40 to +150	°C

#### Notes:

- 1) De-rating factor of 0.13% per °C is applicable for T<sub>i</sub> below 25°C.
- 2) Double side cooled, single phase; 50Hz, 180° half-sinewave.
- 3) Single side cooled, single phase; 50Hz, 180° half-sinewave.
- 4) Double side cooled.
- 5) Half-sinewave, 125°C T<sub>i</sub> initial.
- 6)  $V_D=67\% V_{DRM}$ ,  $I_{TM}=2000A$ ,  $I_{FG}=2A$ ,  $t_r \le 0.5 \mu s$ ,  $T_{case}=125$ °C.



# **Characteristics**

	PARAMETER	MIN.	TYP.	MAX.	TEST CONDITIONS (Note 1)	UNITS
$V_{TM}$	Maximum peak on-state voltage	-	-	1.60	I <sub>TM</sub> =1700A	V
$V_{TM}$	Maximum peak on-state voltage	-	-	2.65	I <sub>TM</sub> =5000A	V
$V_{T0}$	Threshold voltage	-	-	1.060		V
r <sub>T</sub>	Slope resistance	-	-	0.317		mΩ
(dv/dt) <sub>cr</sub>	Critical rate of rise of off-state voltage	1000	-	-	V <sub>D</sub> =80% V <sub>DRM</sub> , linear ramp, gate o/c	V/µs
I <sub>DRM</sub>	Peak off-state current	-	-	100	Rated V <sub>DRM</sub>	mA
I <sub>RRM</sub>	Peak reverse current	-	-	100	Rated V <sub>RRM</sub>	mA
$V_{GT}$	Gate trigger voltage	-	-	3.0	T 25°C	V
I <sub>GT</sub>	Gate trigger current	-	-	300	$T_j$ =25°C $V_D$ =10V, $I_T$ =3A	mA
$V_{GD}$	Gate non-trigger voltage	-	-	0.25	Rated V <sub>DRM</sub>	V
I <sub>H</sub>	Holding current	-	-	1000	T <sub>j</sub> =25°C	mA
t <sub>gd</sub>	Gate-controlled turn-on delay time	-	0.6	1.5	V <sub>D</sub> =67% V <sub>DRM</sub> , I <sub>T</sub> =2000A, di/dt=10A/μs,	μs
t <sub>gt</sub>	Turn-on time	-	1.2	2.5	$I_{FG}$ =2A, $t_i$ =0.5 $\mu$ s, $T_j$ =25°C	μs
$Q_{rr}$	Recovered charge	-	2600	3150		μC
$Q_{ra}$	Recovered charge, 50% Chord	-	1550	2000	I <sub>TM</sub> =1000A, t <sub>p</sub> =1000μs, di/dt=10A/μs,	μC
I <sub>rr</sub>	Reverse recovery current	-	120	-	V <sub>r</sub> =50V	Α
t <sub>rr</sub>	Reverse recovery time	-	26	-		μs
t	Turn-off time	-	300	-	$I_{TM}$ =1000A, $t_p$ =1000 $\mu$ s, di/dt=10A/ $\mu$ s, $V_r$ =50V, $V_{dr}$ =80% $V_{DRM}$ , d $V_{dr}$ /dt=20V/ $\mu$ s	μs
t <sub>q</sub>	Turn-on time	-	450	-	$I_{TM}$ =1000A, $t_p$ =1000 $\mu$ s, $di/dt$ =10A/ $\mu$ s, $V_r$ =50V, $V_{dr}$ =80% $V_{DRM}$ , $dV_{dr}/dt$ =200V/ $\mu$ s	μο
$R_{thJK}$	Thermal resistance, junction to heatsink	-	-	0.023	Double side cooled	K/W
' <b>`</b> thJK	Thermal resistance, junction to fleatsink	-	-	0.046	Single side cooled	K/W
F	Mounting force	16	-	20	Note 2.	kN
$W_t$	Weight	-	330	-		g

## Notes:-

- Unless otherwise indicated T<sub>j</sub>=125°C.
  For other clamp forces, please consult factory.



## **Notes on Ratings and Characteristics**

## 1.0 Voltage Grade Table

Voltage Grade	$V_{DRM} V_{DSM} V_{RRM} V$	V <sub>RSM</sub> V	V <sub>D</sub> V <sub>R</sub> DC V
20	2000	2100	1250
22	2200	2300	1350

#### 2.0 Extension of Voltage Grades

This report is applicable to other voltage grades when supply has been agreed by Sales/Production.

#### 3.0 De-rating Factor

A blocking voltage de-rating factor of 0.13%/°C is applicable to this device for T<sub>i</sub> below 25°C.

## 4.0 Repetitive dv/dt

Standard dv/dt is 1000V/µs.

#### 5.0 Snubber Components


When selecting snubber components, care must be taken not to use excessively large values of snubber capacitor or excessively small values of snubber resistor. Such excessive component values may lead to device damage due to the large resultant values of snubber discharge current. If required, please consult the factory for assistance.

#### 6.0 Rate of rise of on-state current

The maximum un-primed rate of rise of on-state current must not exceed 400A/µs at any time during turn-on on a non-repetitive basis. For repetitive performance, the on-state rate of rise of current must not exceed 200A/µs at any time during turn-on. Note that these values of rate of rise of current apply to the total device current including that from any local snubber network.

# 7.0 Gate Drive

The nominal requirement for a typical gate drive is illustrated below. An open circuit voltage of at least 30V is assumed. This gate drive must be applied when using the full di/dt capability of the device.



The magnitude of  $I_{GM}$  should be between five and ten times  $I_{GT}$ , which is shown on page 2. Its duration  $(t_{p1})$  should be 20µs or sufficient to allow the anode current to reach ten times  $I_L$ , whichever is greater. Otherwise, an increase in pulse current could be needed to supply the necessary charge to trigger. The 'back-porch' current  $I_G$  should remain flowing for the same duration as the anode current and have a magnitude in the order of 1.5 times  $I_{GT}$ .



## 8.0 Computer Modelling Parameters

## 8.1 Device Dissipation Calculations

$$I_{AV} = \frac{-V_{T0} + \sqrt{{V_{T0}}^2 + 4 \cdot ff^2 \cdot r_T \cdot W_{AV}}}{2 \cdot ff^2 \cdot r_T} \qquad \text{and:} \qquad W_{AV} = \frac{\Delta T}{R_{th}} \\ \Delta T = T_{j \max} - T_K$$

Where  $V_{T0}=1.060V$ ,  $r_{T}=0.317m\Omega$ ,

 $R_{th}$  = Supplementary thermal impedance, see table below and

ff = Form factor, see table below.

Supplementary Thermal Impedance							
Conduction Angle	30°	60°	90°	120°	180°	270°	d.c.
Square wave Double Side Cooled	0.0322	0.0299	0.0284	0.0272	0.0255	0.0239	0.0230
Square wave Single Side Cooled	0.0548	0.0530	0.0516	0.0505	0.0488	0.0473	0.0460
Sine wave Double Side Cooled	0.0302	0.0278	0.0264	0.0254	0.0231		
Sine wave Single Side Cooled	0.0532	0.0511	0.0498	0.0488	0.0462		

Form Factors							
Conduction Angle      30°      60°      90°      120°      180°      270°      d.c.						d.c.	
Square wave	3.46	2.45	2	1.73	1.41	1.15	1
Sine wave	3.98	2.78	2.22	1.88	1.57		

# 8.2 Calculating V<sub>T</sub> using ABCD Coefficients

The on-state characteristic  $I_T$  vs.  $V_T$ , on page 7 is represented in two ways;

- (i) the well established  $V_{T0}$  and  $r_T$  tangent used for rating purposes and
- (ii) a set of constants A, B, C, D, forming the coefficients of the representative equation for  $V_T$  in terms of  $I_T$  given below:

$$V_T = A + B \cdot \ln(I_T) + C \cdot I_T + D \cdot \sqrt{I_T}$$

The constants, derived by curve fitting software, are given below for both hot and cold characteristics. The resulting values for  $V_T$  agree with the true device characteristic over a current range, which is limited to that plotted.

	25°C Coefficients		125°C Coefficients
Α	0.8500422	Α	0.4502948
В	0.01104288	В	0.08416794
С	1.74162×10 <sup>-4</sup>	С	2.78021×10 <sup>-4</sup>
D	7.431773×10 <sup>-3</sup>	D	1.236829×10 <sup>-3</sup>



# 8.3 D.C. Thermal Impedance Calculation

$$r_{t} = \sum_{p=1}^{p=n} r_{p} \cdot \left(1 - e^{\frac{-t}{\tau_{p}}}\right)$$

Where p = 1 to n, n is the number of terms in the series and:

t = Duration of heating pulse in seconds.

 $r_{\downarrow}$  = Thermal resistance at time t.

 $r_p$  = Amplitude of  $p_{th}$  term.  $r_p$  = Time Constant of  $r_{th}$  term.

The coefficients for this device are shown in the tables below:

D.C. Double Side Cooled								
Term 1 2 3 4								
$r_p$	0.01172636	4.471553×10 <sup>3</sup>	4.759634×10 <sup>3</sup>	2.027412×10 <sup>3</sup>				
$ au_{\mathcal{P}}$	0.7288979	0.1691487	0.0540350	3.174914×10 <sup>3</sup>				

	D.C. Single Side Cooled							
Term	Term 1 2 3 4 5							
$r_p$	0.03074297	2.648739×10 <sup>3</sup>	6.516549×10 <sup>3</sup>	4.230842×10 <sup>3</sup>	2.161992×10 <sup>3</sup>			
$ au_{\mathcal{P}}$	4.000628	1.346204	0.1822753	0.05086185	3.674937×10 <sup>3</sup>			



# 9.0 Reverse recovery ratings

(i)  $Q_{\text{ra}}$  is based on 50%  $I_{\text{rm}}$  chord as shown in Fig. 1




Fig. 1

(ii)  $Q_{\text{rr}}$  is based on a 150  $\mu s$  integration time i.e.

$$Q_{rr} = \int_{0}^{150\,\mu s} i_{rr}.dt$$

(iii) 
$$K Factor = \frac{t_1}{t_2}$$



## **Curves**

Figure 1 – On-state characteristics of Limit device




Figure 2 – Transient thermal impedance




Figure 3 – Gate Characteristics – Trigger limits






Figure 4 – Gate Characteristics – Power Curves










Figure 6 – Recovered Charge, Q<sub>ra</sub> (50% chord)




Figure 7 – Peak Reverse Recovery Current, I<sub>rm</sub>




Figure 8 – Maximum Recovery Time, t<sub>rr</sub> (50% chord)






Figure 9 – On-state current vs. Power dissipation – Double Side Cooled (Sine wave)




Figure 11 – On-state current vs. Power dissipation – Double Side Cooled (Square wave)




Figure 10 – On-state current vs. Heatsink temperature – Double Side Cooled (Sine wave)




Figure 12 – On-state current vs. Heatsink temperature – Double Side Cooled (Square wave)






Figure 13 – On-state current vs. Power dissipation – Single Side Cooled (Sine wave)




Figure 15 – On-state current vs. Power dissipation – Single Side Cooled (Square wave)




Figure 14 – On-state current vs. Heatsink temperature – Single Side Cooled (Sine wave)




Figure 16 – On-state current vs. Heatsink temperature – Single Side Cooled (Square wave)








Figure 17 – Maximum surge and I<sup>2</sup>t Ratings





## **Outline Drawing & Ordering Information**



Order code: N1449QL200 – 2000V  $V_{DRM}$ ,  $V_{RRM}$ , 26mm clamp height capsule.

#### **IXYS Semiconductor GmbH**

Edisonstraße 15 D-68623 Lampertheim Tel: +49 6206 503-0 Fax: +49 6206 503-627 E-mail: marcom@ixys.de



#### IXYS UK Westcode Ltd

Langley Park Way, Langley Park, Chippenham, Wiltshire, SN15 1GE. Tel: +44 (0)1249 444524 Fax: +44 (0)1249 659448 E-mail: sales@ixysuk.com

#### **IXYS Corporation**

1590 Buckeye Drive Milpitas CA 95035-7418 Tel: +1 (408) 457 9000 Fax: +1 (408) 496 0670 E-mail: sales@ixys.net

# www.ixysuk.com

www.ixys.com

#### IXYS Long Beach

IXYS Long Beach, Inc 2500 Mira Mar Ave, Long Beach CA 90815 Tel: +1 (562) 296 6584

Fax: +1 (562) 296 6585

E-mail: service@ixyslongbeach.com

The information contained herein is confidential and is protected by Copyright. The information may not be used or disclosed except with the written permission of and in the manner permitted by the proprietors IXYS UK Westcode Ltd.

In the interest of product improvement, IXYS UK Westcode Ltd reserves the right to change specifications at any time without

ior notice.

Devices with a suffix code (2-letter, 3-letter or letter/digit/letter combination) added to their generic code are not necessarily subject to the conditions and limits contained in this report.

© IXYS UK Westcode Ltd.