



High power cycling capability  
Low on-state and switching losses  
Designed for traction and industrial applications

## Phase Control Thyristor Type T163-1250-44

Mean on-state current	$I_{TAV}$	1250 A		
Repetitive peak off-state voltage	$V_{DRM}$	3800 ÷ 4400 V		
Repetitive peak reverse voltage	$V_{RRM}$			
Turn-off time	$t_q$	630 $\mu$ s		
$V_{DRM}, V_{RRM}, V$	3800	4000	4200	4400
Voltage code	38	40	42	44
$T_j, ^\circ C$	- 60 ÷ 125			

### MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions
<b>ON-STATE</b>				
$I_{TAV}$	Mean on-state current	A	1250 1838 2260	$T_c = 102^\circ C$ , Double side cooled $T_c = 85^\circ C$ , Double side cooled $T_c = 70^\circ C$ , Double side cooled 180° half-sine wave; 50 Hz
$I_{TRMS}$	RMS on-state current	A	1963	$T_c = 102^\circ C$ , Double side cooled 180° half-sine wave; 50 Hz
$I_{TSM}$	Surge on-state current	kA	27.0 31.0	$T_j = T_{j\max}$ $T_j = 25^\circ C$ 180° half-sine wave; 50 Hz ( $t_p = 10$ ms); single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = 2$ A; $t_{GP} = 50 \mu$ s; $di_G/dt \geq 1$ A/ $\mu$ s
			29.0 33.0	$T_j = T_{j\max}$ $T_j = 25^\circ C$ 180° half-sine wave; 60 Hz ( $t_p = 8.3$ ms); single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = 2$ A; $t_{GP} = 50 \mu$ s; $di_G/dt \geq 1$ A/ $\mu$ s
$I^2t$	Safety factor	$A^2s \cdot 10^3$	3645 4805	$T_j = T_{j\max}$ $T_j = 25^\circ C$ 180° half-sine wave; 50 Hz ( $t_p = 10$ ms); single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = 2$ A; $t_{GP} = 50 \mu$ s; $di_G/dt \geq 1$ A/ $\mu$ s
			3490 4515	$T_j = T_{j\max}$ $T_j = 25^\circ C$ 180° half-sine wave; 60 Hz ( $t_p = 8.3$ ms); single pulse; $V_D = V_R = 0$ V; Gate pulse: $I_G = 2$ A; $t_{GP} = 50 \mu$ s; $di_G/dt \geq 1$ A/ $\mu$ s
<b>BLOCKING</b>				
$V_{DRM}, V_{RRM}$	Repetitive peak off-state and Repetitive peak reverse voltages	V	3800÷4400	$T_{j\min} < T_j < T_{j\max}$ ; 180° half-sine wave; 50 Hz; Gate open
$V_{DSM}, V_{RSM}$	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	3900÷4500	$T_{j\min} < T_j < T_{j\max}$ ; 180° half-sine wave; 50 Hz; single pulse; Gate open
$V_D, V_R$	Direct off-state and Direct reverse voltages	V	$0.75 \cdot V_{DRM}$ $0.75 \cdot V_{RRM}$	$T_j = T_{j\max}$ ; Gate open

<b>TRIGGERING</b>				
$I_{FGM}$	Peak forward gate current	A	8	$T_j = T_{j\ max}$
$V_{RGM}$	Peak reverse gate voltage	V	5	
$P_G$	Gate power dissipation	W	5	$T_j = T_{j\ max}$ for DC gate current
<b>SWITCHING</b>				
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive (f=1 Hz)	A/ $\mu$ s	630	$T_j = T_{j\ max}; V_D = 0.67 \cdot V_{DRM}; I_{TM} = 2 I_{TAV};$ Gate pulse: $I_G = 2\ A;$ $t_{GP} = 50\ \mu s; di_G/dt \geq 1\ A/\mu s$
<b>THERMAL</b>				
$T_{stg}$	Storage temperature	$^{\circ}C$	-60 ÷ 125	
$T_j$	Operating junction temperature	$^{\circ}C$	-60 ÷ 125	
<b>MECHANICAL</b>				
F	Mounting force	kN	33.0 ÷ 40.0	
a	Acceleration	$m/s^2$	50 100	Device unclamped Device clamped

## CHARACTERISTICS


Symbols and parameters		Units	Values	Conditions	
<b>ON-STATE</b>					
$V_{TM}$	Peak on-state voltage, max	V	2.30	$T_j = 25\ ^{\circ}C; I_{TM} = 5000\ A$	
$V_{T(TO)}$	On-state threshold voltage, max	V	1.05	$T_j = T_{j\ max};$	
$r_T$	On-state slope resistance, max	$m\Omega$	0.250	$0.5\ \pi\ I_{TAV} < I_T < 1.5\ \pi\ I_{TAV}$	
$I_L$	Latching current, max	mA	1500	$T_j = 25\ ^{\circ}C; V_D = 12\ V;$ Gate pulse: $I_G = 2\ A;$ $t_{GP} = 50\ \mu s; di_G/dt \geq 1\ A/\mu s$	
$I_H$	Holding current, max	mA	300	$T_j = 25\ ^{\circ}C;$ $V_D = 12\ V;$ Gate open	
<b>BLOCKING</b>					
$I_{DRM}, I_{RRM}$	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	200	$T_j = T_{j\ max};$ $V_D = V_{DRM}; V_R = V_{RRM}$	
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage <sup>1)</sup> , min	V/ $\mu$ s	1000	$T_j = T_{j\ max};$ $V_D = 0.67 \cdot V_{DRM};$ Gate open	
<b>TRIGGERING</b>					
$V_{GT}$	Gate trigger direct voltage, max	V	5.00	$T_j = T_{j\ min}$ $T_j = 25\ ^{\circ}C$ $T_j = T_{j\ max}$	$V_D = 12\ V; I_D = 3\ A;$ Direct gate current
			3.00		
$I_{GT}$	Gate trigger direct current, max	mA	500	$T_j = T_{j\ min}$ $T_j = 25\ ^{\circ}C$ $T_j = T_{j\ max}$	
			300		
$V_{GD}$	Gate non-trigger direct voltage, min	V	0.35	$T_j = T_{j\ max};$ $V_D = 0.67 \cdot V_{DRM};$	
$I_{GD}$	Gate non-trigger direct current, min	mA	15.00	Direct gate current	
<b>SWITCHING</b>					
$t_{gd}$	Delay time	$\mu$ s	4.00	$T_j = 25\ ^{\circ}C; V_D = 0.4 \cdot V_{DRM}; I_{TM} = I_{TAV};$ Gate pulse: $I_G = 2\ A;$ $t_{GP} = 50\ \mu s; di_G/dt \geq 1\ A/\mu s$	
$t_q$	Turn-off time <sup>2)</sup> , max	$\mu$ s	630	$dv_D/dt = 50\ V/\mu s; T_j = T_{j\ max}; I_{TM} = 1250\ A;$ $di_R/dt = -10\ A/\mu s; V_R = 100\ V;$ $V_D = 0.67 \cdot V_{DRM};$	
$Q_{rr}$	Total recovered charge, max	$\mu$ C	4000	$T_j = T_{j\ max}; I_{TM} = 1250\ A;$	
$t_{rr}$	Reverse recovery time, max	$\mu$ s	50	$di_R/dt = -5\ A/\mu s;$	
$I_{rrM}$	Peak reverse recovery current, max	A	160	$V_R = 100\ V$	

<b>THERMAL</b>					
$R_{thjc}$	Thermal resistance, junction to case, max	°C/W	0.0100	Direct current	Double side cooled
$R_{thjc-A}$			0.0220		Anode side cooled
$R_{thjc-K}$			0.0180		Cathode side cooled
$R_{thck}$	Thermal resistance, case to heatsink, max	°C/W	0.0030	Direct current	
<b>MECHANICAL</b>					
w	Weight, typ	g	1000		
$D_s$	Surface creepage distance	mm (inch)	36.50 (1.437)		
$D_a$	Air strike distance	mm (inch)	16.5 (0.650)		


### **PART NUMBERING GUIDE**

T	163	1250	44	N
1	2	3	4	5

1. Phase Control Thyristor
2. Design version
3. Mean on-state current, A
4. Voltage code
5. Ambient conditions: N – normal; T – tropical



All dimensions in millimeters (inches)




**Fig 1 – On-state characteristics of Limit device**

Analytical function for On-state characteristic:

$$V_T = A + B \cdot i_T + C \cdot \ln(i_T + 1) + D \cdot \sqrt{i_T}$$

	Coefficients for max curves	
	$T_j = 25^\circ\text{C}$	$T_j = T_{j\text{max}}$
<b>A</b>	1.067403	0.873378
<b>B</b>	0.183446	0.203535
<b>C</b>	-0.163288	-0.218083
<b>D</b>	0.270001	0.360605

**On-state characteristic model (see Fig. 1)**



**Fig 2 – Transient thermal impedance**

Analytical function for Transient thermal impedance junction to case  $Z_{thjc}$  for DC:

$$Z_{thjc} = \sum_{i=1}^n R_i \left( 1 - e^{-\frac{t}{\tau_i}} \right)$$

Where  $i = 1$  to  $n$ ,  $n$  is the number of terms in the series.

$t$  = Duration of heating pulse in seconds.

$Z_{thjc}$  = Thermal resistance at time  $t$ .

$R_i$  = Amplitude of  $p_{th}$  term.

$\tau_i$  = Time constant of  $r_{th}$  term.

DC Double side cooled

$i$	1	2	3	4	5	6
$R_i$ K/W	0.001672	0.005587	0.0009173	0.001746	0.00002947	0.00004815
$\tau_i$ s	0.7362	0.2085	0.04579	0.02035	0.001151	0.0002525


DC Cathode side cooled

$i$	1	2	3	4	5	6
$R_i$ K/W	0.002462	0.008842	0.004885	0.001938	0.0005191	0.00006714
$\tau_i$ s	0.8698	1.832	0.1954	0.02828	0.01423	0.0003478


DC Anode side cooled

$i$	1	2	3	4	5	6
$R_i$ K/W	0.002973	0.01274	0.004665	0.002034	0.0003912	0.00006677
$\tau_i$ s	0.9538	1.844	0.1973	0.0273	0.01317	0.0003452


**Transient thermal impedance junction to case  $Z_{thjc}$  model (see Fig. 2)**




**Fig 3 – Gate characteristics – Trigger limits**



**Fig 4 - Gate characteristics –Power curves**




**Fig 5 – Total recovered charge,  $Q_{rr-i}$  (integral)**




**Fig 6 - Recovered charge,  $Q_{rr}$  (linear)**







**Fig 7 – Peak reverse recovery current,  $I_{rm}$**




**Fig 8 – Maximum recovery time,  $t_{rr}$  (linear)**



**Fig 9 – On-state power loss (sinusoidal current waveforms)**




**Fig 10 – On-state power loss (rectangular current waveforms)**




T163-1250 16-Sep-2013

**Fig 11 – Maximum case temperature DSC (sinusoidal current waveforms)**




T163-1250 16-Sep-2013

**Fig 12 – Maximum case temperature DSC (rectangular current waveforms)**



**Fig 13 – Maximum surge and  $I^2t$  ratings**



**Fig 14 – Maximum surge ratings**